

6. The packet switch according to claim 2, wherein said input buffer sections check a number of unassigned scheduling request notifications for each of said α scheduler sections, and transmit a next scheduling request notification to the scheduler section having smaller number of scheduling request notifications.

7. The packet switch according to claim 2, wherein said input buffer sections manage a number of scheduling request notifications transmitted to each of said α scheduler sections, and delay an operation of transmitting the scheduling request notification to the scheduler section whose number of the scheduling request notifications has reached a predetermined value until the number becomes smaller than the predetermined value.

8. The packet switch according to claim 1, wherein when a time required by said scheduler section to perform the scheduling process is L times as long as a shortest transmission interval of the packet, the number α of scheduler sections is set to a value equal to or larger than the multiple L .

9. The packet switch according to claim 8, wherein:

L- α is set to a value equal to or larger than 1; and
said N input buffer sections cyclically use results of
all scheduling processes of said α scheduler sections.

10. The packet switch according to claim 8, wherein:

$L - \alpha$ is set to a value equal to or larger than 1; and

L- α scheduler sections are used as a redundant system, and said scheduler sections in the redundant system replace when a scheduler section which is not included in the sections in the redundant system becomes faulty.

11. The packet switch according to claim 1, wherein said number α of said scheduler sections and the time of the scheduling

